|
2008 PARTICIPATING EXHIBITORS (to date)

Jasper Design Automation, Inc.

Novas Software

OneSpin Solutions GmbH

Springer Science & Business Media, LLC
Consultants' Corner

Innovative Logic
|
|
|
|
DVCon 2008 Announces Call for Paper, Panel and Tutorial Proposals
Deadlines for submissions is September 19, 2007
The 2008 Design and Verification Conference (DVCon), sponsored by Accellera, is now accepting paper, panel and tutorial submissions.
DVCon 2008 will be held February 19-21, 2008 at the DoubleTree Hotel in San Jose, California. “DVCon has grown to become the premier conference for design and functional verification,” commented Stephen Bailey, 2008 General Chair. “Attendance at DVCon 2007 exceeded all expectations and we anticipate continued attendance growth this year. DVCon is the place to learn what is new in methodology, tools and technology for addressing design and verification productivity and quality.” For more from the General Chair, please visit
http://www.dvcon.com/about.html.
Of special interest to the DVCon Technical Program Committee for the 2008 conference are topics such as: low-power design and verification, formal verification, multi-clock verification, design and verification case studies, verification and design release management, functional coverage and verification data management, verification methodology and testbenches, verification IP development, and appropriate academic and research information. More detailed information can be found by visiting
www.dvcon.org. |
|
|
|
Paper and Special Session deadline: September 19 CALL FOR PAPERS
SUBMIT NOW!
Panel proposal deadline: September 19
To submit a panel idea, please submit an abstract and a list of panelist candidates via email to Kathy Embler at MP Associates at kathy@mpassociates.com.
Sponsored tutorials are due October 3, 2007:
A limited number of sponsored tutorials will be also available. Proposals are due October 3. To submit sponsored tutorial ideas, please contact Kathy Embler at MP Associates at kathy@mpassociates.com.
Conference Program
Tuesday, February 19 Tutorials
Wednesday, February 20 Technical Sessions, Panel, Keynote
Thursday, February 21 Technical Sessions, Panel
Exhibition Hours
Tuesday, February 19 4:30pm – 7:30pm
Wednesday, February 20 4:30pm – 7:30pm |
|
|
CONFERENCE SPONSOR
DVCon is sponsored by Accellera. Accellera is an industry consortium dedicated to the development and standardization of EDA languages, methods and formats, including design and verification languages. For more information about Accellera, please visit www.accellera.org.
|
|
|
|